INTRODUCTION
CMOS Image Sensors are nowadays used in a wide range of applications, from digital photography to surveillance systems and even toys incorporate them. First CMOS image sensors were developed using standard technologies [1] . However, the performance of these image sensors in certain applications was poor (e.g. low sensitivity or large dark current), especially as technologies scaled down [2] . Therefore, foundries incorporated additional steps in their standard CMOS processes to improve sensors performances, developing what is presently known as CMOS Image Sensors Technologies. Additionally, these technologies incorporate post CMOS processing steps that are useful for imaging applications like microlenses and color filters.
During the last few years, different CIS technologies have been developed which include different optimized sensors. A first process variation consists of modifying the doping profiles of the photodiode to improve sensitivity and dark current, keeping the traditional 3-transistors APS (3T-APS) architecture. Another modification introduces the use of pinned photodiodes in a 4-transistors architecture with transfer gate [3] .
It is important to remark that, in these technologies, NWell and P implant regions are only allowed outside the pixels area; consequently, neither PMOS devices nor substrate contacts are permitted inside pixels. The lack of substrate contacts is compensated by a very low resistance substrate.
Different foundries offer this type of technologies to their customers. However, the performance of sensors designed in CIS technologies is very dependent on the size and shape of the pixel itself. For this reason, it is strongly recommended to use test chips to optimize pixel design for a given application. The pinned photodiode technology shows a higher layout dependence of the sensor performance than the 3T-APS technology, being this last one, which mainly modifies the doping profiles of the photodiode, the selected technology for this work.
Section II presents a chip prototype fabricated in the Conventional Photodiode UMC 0.18μm CIS technology (2P4M), where different design parameters have been varied to evaluate their impact on pixel performance. Section III presents the experimental results of this chip and finally some conclusions are drawn out in section IV.
II. CHIP DESIGN
In order to optimize the layout of the pixels in this technology, a chip has been developed which includes 12 arrays of different pixels. These arrays are addressed as parts of a unique sensor array whose dimensions are 256x138. The active row and column are multiplexed and therefore the active pixel is connected to the output buffer, which provides a signal ready to be externally read. The general block diagram of the chip is shown in Fig. 1 .
The pixels are based on the 3T-APS architecture, where all the transistors are polarized at 3.3V. The schematic of the pixels is shown in Fig. 2 . It contains a reset transistor (S 1 ) which precharges the photodiode node to a known voltage; in this case, this voltage would be VDDPIX minus the threshold voltage of the reset transistor. It also includes a row switch (S 2 ) to connect the source follower (M 1 ) to the output amplifier structure through the column selecting circuitry.
Preserving the previous circuitry, different pixel designs have been included in the chip taking into account the following parameters:
• Threshold Voltage of Source Follower Transistor This technology offers three types of transistors with different threshold voltage: Zero, Low and Regular Vth. The use of low Vth transistors improves the dynamic range of the sensor, although it might affect the pixel output signal. In this case, pixels with equal layout have been included both with low and regular Vth transistor.
• Layout of Active Diffusion This technology does not allow all type of angles in the active diffusion layout and its connection to the reset transistor, i.e., there are layout rules for inner and outer angles in these areas. This is due to the fact that abrupt angles would result in stress and malformation which would increase non desirable effects like dark current. Therefore, we have developed the pixels in two shape-like schemes: octagonal and round-like. Octagonal-like pixels contain fewer corners in the diffusion shape than round-like ones, but their angles are more abrupt (135º degrees). Round-like ones contain more corners but angles are wider than 135º degrees. The final layouts of the pixels with respect to their active area shape are shown in Fig. 3 .
• Pixel Size Two different pixel sizes are used in this work 3.5x3.5 μm 2 and 7x7 μm 2 . Their layouts can be seen in Fig. 3 . The first dimension was selected considering a minimum photodiode area that preserved the correct angles and spacing in the connection between the active diffusion and the rest of the circuitry, but could still collect enough light to have good sensitivity values.
• Crosstalk The pixel would be affected not only by the light incident directly on it but also by carriers created by light incident on its neighbor pixels that have laterally diffused or by light that scatters through the different overlaying metals until arriving to neighbor pixels. Crosstalk effects can be studied by including arrays of pixels with all, except the central pixel, covered with the top metal and characterizing the response of the array when illuminated. Three different pixel sizes have been included in the chip (3.5μm, 5μm and 7 μm pitch) corresponding to three arrays of 11x11 pixels.
• Use of Microlenses The microlenses are intended to increase sensitivity and minimize crosstalk between pixels. The principle of its application is shown in Fig.4 . The microlenses are centered in the middle of the photo diffusion active area and focus the light to this point, part of which would have not arrived to the sensor area, especially when no perpendicular incidence of light is observed. To study the effect of microlenses in this technology, pixels with the same layout with and without microlenses are included in the chip design. An additional crosstalk array with microlenses and pixel size (3.5 μm) has been included. 
III. EXPERIMENTAL RESULTS
In order to test the different arrays included in the chip a PCB board controlled by a FPGA has been developed. This test board retrieves the pixels voltages, converts them into digital data and stores them. When the frame is completed, the information is sent to a computer to be analyzed. The result of the mathematical analysis is presented in this section.
The test board, where the chip is mounted, has been introduced into an optical bench which incorporates a visible light source, whose output light power can be varied through a computer controlled power supply. Interference narrow bandpass filters (with FWHM=10nm) centered at wavelength ranging from 400-900nm, at 50nm steps, are used to evaluate the spectral response.
A. Sensitivity Measurements
Sensitivity measurements are shown in Fig. 6 . First, it is noticeable that the use of microlenses has a significant ratio of improvement for the 3.5 μm pitch pixels, and it also affects positively in the larger size pixels but at a lower ratio. This difference in the microlenses improvement ratio is due to the fact that the dimension of the 3.5 μm pitch pixel is comparable with the height of metals and passivation layers. Therefore, the amount of light with large angles of incidence redirected into the sensor area is comparatively higher. Second, the "softer" angles seem to enhance the behavior, as it is evident that octagonal pixels have the worst sensitivities for both pixel sizes, 3.5 and 7 μm. Finally, we compare the measurements at 550nm shown in Table 2 with the results of experiments in the standard corresponding technology using a test chip previously designed by our group, but using 1.8V supply voltage transistors. Measurements in the standard technology indicate 0.1655 V/s·lux for 5 μm pitch pixels and 0.0958 V/s·lux in 3 μm pitch pixels, which suggest a sensitivity about ten times lower at this wavelength [4] . 
B. Dark Current Measurements
A very important topic in image sensors is the dark current, as this will determine the minimum amount of detectable light power. Table 3 shows the results of the analysis for this design.
The measures have been taken in dark at different exposure times, with values as large as 5 seconds. It can be observed that dark signal is about 40mV/s in the 3.5 μm pitch pixel and around 20mV/s in the 7μm ones. This is a substantial enhancement considering the measurements made in the standard equivalent of this UMC technology which indicate about 340mV/s in 5μm pitch pixels and 1.22V/s for 3μm [4] . 
C. Crosstalk Measurements
Regarding crosstalk structures, we have excited them with light of 550nm till just before the saturation of the central pixel. Fig.7 shows a zoom in the surrounding neighbors of the central not covered pixel.
We can observe in the pixels without microlenses that, as expected, crosstalk is lower for larger pixels. Regarding the 3.5μm pitch pixel with microlenses, it can be seen that the crosstalk diminishes to an amount comparable with the results for the 5μm pitch pixel. It is also remarkable that diagonal directions are much less affected, as well as the fact that pixel layout asymmetry induces a peak of crosstalk in the upper neighbor.
IV. CONCLUSIONS
We have successfully designed, implemented and tested pixel structures in the UMC CMOS Image Sensor Technology.
Measurements show the enhancement in sensitivity and dark current of this technology compared with its corresponding standard technology.
It has also been concluded that round-like pixels have better sensitivity than octagonal-like ones. Besides, source follower transistors with low Vth expand the range of output voltages with no negative effect. Additionally, the use of microlenses diminishes crosstalk and improves sensitivity for small pitch designs. 
